415 search results - page 24 / 83 » Comparative evaluation of memory models for chip multiproces... |
CF
2005
ACM
13 years 9 months ago
2005
ACM
Thread-level speculative execution is a technique that makes it possible for a wider range of single-threaded applications to make use of the processing resources in a chip multip...
SIGMETRICS
1990
ACM
13 years 11 months ago
1990
ACM
Multiprocessors require an interconnection network to connect processors with memory modules. The performance of the interconnection network can have a large effect upon overall s...
ASPLOS
1991
ACM
13 years 11 months ago
1991
ACM
Multiprocessor memory reference traces provide a wealth of information on the behavior of parallel programs. We have used this information to explore the relationship between kern...
HIPC
1999
Springer
13 years 12 months ago
1999
Springer
Abstract. In this work we put into evidence how the memory performance of a WebServer machine may depend on the sharing induced by process migration. We considered a shared-bus sha...
HPCA
1997
IEEE
13 years 12 months ago
1997
IEEE
Many parallel systems offer a simple view of memory: all storage cells are addresseduniformly. Despite a uniform view of the memory, the machines differsignificantly in theirmemo...