Sciweavers

415 search results - page 51 / 83
» Comparative evaluation of memory models for chip multiproces...
Sort
View
TCAD
2008
110views more  TCAD 2008»
13 years 6 months ago
A Reactive and Cycle-True IP Emulator for MPSoC Exploration
The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC inte...
Shankar Mahadevan, Federico Angiolini, Jens Spars&...
BIRTHDAY
2012
Springer
12 years 3 months ago
A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors
3-D integration presents many new opportunities for architects and embedded systems designers. However, 3-D integration has not yet been explored by the cryptographic hardware com...
Jonathan Valamehr, Ted Huffmire, Cynthia E. Irvine...
QOFIS
2004
Springer
14 years 29 days ago
Cross-Layer Analytical Modeling of Wireless Channels for Accurate Performance Evaluation
Abstract. An intention to adopt IP protocol for future mobile communication and subsequent extension of Internet services to the air interface calls for advanced performance modeli...
Dmitri Moltchanov, Yevgeni Koucheryavy, Jarmo Harj...
HPCN
1994
Springer
13 years 11 months ago
Experiments with HPF Compilation for a Network of Workstations
Abstract. High Performance Fortran (hpf) is a data-parallel Fortran for Distributed Memory Multiprocessors. Hpf provides an interesting programming model but compilers are yet to c...
Fabien Coelho
IEEEPACT
2003
IEEE
14 years 27 days ago
Constraint Graph Analysis of Multithreaded Programs
This paper presents a framework for analyzing the performance of multithreaded programs using a model called a constraint graph. We review previous constraint graph definitions fo...
Harold W. Cain, Mikko H. Lipasti, Ravi Nair