Sciweavers

415 search results - page 54 / 83
» Comparative evaluation of memory models for chip multiproces...
Sort
View
STTT
2010
132views more  STTT 2010»
13 years 6 months ago
Evaluation of Kermeta for solving graph-based problems
Kermeta is a meta-language for specifying the structure and behavior of graphs of interconnected objects called models. In this paper, we show that Kermeta is relatively suitable f...
Naouel Moha, Sagar Sen, Cyril Faucher, Olivier Bar...
ICASSP
2011
IEEE
12 years 11 months ago
Acoustic-to-articulatory inversion using an episodic memory
This paper presents a new acoustic-to-articulatory inversion methodbased on an episodic memory, which is an interesting model for two reasons. First, it does not rely on any assum...
Sébastien Demange, Slim Ouni
ASAP
2006
IEEE
142views Hardware» more  ASAP 2006»
13 years 9 months ago
NoC Hot Spot minimization Using AntNet Dynamic Routing Algorithm
In this paper, a routing model for minimizing hot spots in the network on chip (NOC) is presented. The model makes use of AntNet routing algorithm which is based on Ant colony. Us...
Masoud Daneshtalab, Ashkan Sobhani, Ali Afzali-Kus...
IPPS
2007
IEEE
14 years 1 months ago
A global address space framework for locality aware scheduling of block-sparse computations
In this paper, we present a mechanism for automatic management of the memory hierarchy, including secondary storage, in the context of a global address space parallel programming ...
Sriram Krishnamoorthy, Ümit V. Çataly&...
DAMON
2009
Springer
14 years 2 months ago
Evaluating and repairing write performance on flash devices
In the last few years NAND flash storage has become more and more popular as price per GB and capacity both improve at exponential rates. Flash memory offers significant bene...
Radu Stoica, Manos Athanassoulis, Ryan Johnson, An...