Sciweavers

168 search results - page 16 / 34
» Comparing the Optimal Performance of Different MIMD Multipro...
Sort
View
ESTIMEDIA
2008
Springer
13 years 9 months ago
A framework for memory-aware multimedia application mapping on chip-multiprocessors
The relentless increase in multimedia embedded system application requirements as well as improvements in IC design technology have motivated the deployment of chip multiprocessor ...
Luis Angel D. Bathen, Nikil D. Dutt, Sudeep Pasric...
HPCA
1997
IEEE
13 years 11 months ago
Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems
Many parallel systems offer a simple view of memory: all storage cells are addresseduniformly. Despite a uniform view of the memory, the machines differsignificantly in theirmemo...
Thomas Stricker, Thomas R. Gross
CODES
2006
IEEE
14 years 1 months ago
System-level power-performance trade-offs in bus matrix communication architecture synthesis
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
PVLDB
2008
123views more  PVLDB 2008»
13 years 7 months ago
Efficient implementation of sorting on multi-core SIMD CPU architecture
Sorting a list of input numbers is one of the most fundamental problems in the field of computer science in general and high-throughput database applications in particular. Althou...
Jatin Chhugani, Anthony D. Nguyen, Victor W. Lee, ...
NOSSDAV
2011
Springer
12 years 10 months ago
The impact of inter-layer network coding on the relative performance of MRC/MDC WiFi media delivery
A primary challenge in multicasting video in a wireless LAN is to deal with the client diversity – clients may have different channel characteristics and hence receive different...
Rohan Gandhi, Meilin Yang, Dimitrios Koutsonikolas...