Sciweavers

1198 search results - page 147 / 240
» Compiling for EDGE Architectures
Sort
View
117
Voted
ISCAS
2003
IEEE
91views Hardware» more  ISCAS 2003»
15 years 8 months ago
Real-time implementation of H.263+ using TI TMS320c6201 digital signal processor
In this paper, we use a digital signal processor (DSP) to implement a real-time H.263+ codec. We use fast algorithms to reduce the codec computational complexity. Furthermore, the...
Timothy K. Shih, Chia-Yang Tsai, Hsueh-Ming Hang
104
Voted
IWSOC
2003
IEEE
99views Hardware» more  IWSOC 2003»
15 years 8 months ago
Template Generation and Selection Algorithms
The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extra...
Yuanqing Guo, Gerard J. M. Smit, Hajo Broersma, Pa...
113
Voted
FM
2003
Springer
107views Formal Methods» more  FM 2003»
15 years 8 months ago
Verifying Emulation of Legacy Mission Computer Systems
Processor obsolescence is a serious maintenance problem for long-lived embedded control systems. A practical solution is to interpose an emulator program between the ‘legacy’ s...
Colin J. Fidge
CF
2010
ACM
15 years 8 months ago
Exposing parallelism and locality in a runtime parallel optimization framework
Runtime parallel optimization has been suggested as a means to overcome the difficulties of parallel programming. For runtime parallel optimization to be effective, parallelism a...
David A. Penry, Daniel J. Richins, Tyler S. Harris...
LCPC
2009
Springer
15 years 8 months ago
MIMD Interpretation on a GPU
Programming heterogeneous parallel computer systems is notoriously difficult, but MIMD models have proven to be portable across multi-core processors, clusters, and massively paral...
Henry G. Dietz, B. Dalton Young