Sciweavers

1198 search results - page 163 / 240
» Compiling for EDGE Architectures
Sort
View
158
Voted
HPCA
1998
IEEE
15 years 7 months ago
Performance Study of a Concurrent Multithreaded Processor
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
Jenn-Yuan Tsai, Zhenzhen Jiang, Eric Ness, Pen-Chu...
122
Voted
MICRO
1998
IEEE
139views Hardware» more  MICRO 1998»
15 years 7 months ago
A Dynamic Multithreading Processor
We present an architecture that features dynamic multithreading execution of a single program. Threads are created automatically by hardware at procedure and loop boundaries and e...
Haitham Akkary, Michael A. Driscoll
150
Voted
WETICE
1998
IEEE
15 years 7 months ago
Using Components for Modeling Intelligent and Collaborative Mobile Agents
Intelligence, collaboration and mobility are the main important features in designing agents for electronic commercial systems. But very few systems permit to implement agents whi...
Min-Jung Woo, Jean-Pierre Briot, Jacques Ferber
146
Voted
DAC
1997
ACM
15 years 7 months ago
System Level Fixed-Point Design Based on an Interpolative Approach
The design process for xed-point implementations either in software or in hardware requires a bit-true speci cation of the algorithm in order to analyze quantization e ects on an...
Markus Willems, Volker Bürsgens, Holger Kedin...
147
Voted
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 7 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith