Sciweavers

1198 search results - page 168 / 240
» Compiling for EDGE Architectures
Sort
View
113
Voted
ICCAD
2006
IEEE
124views Hardware» more  ICCAD 2006»
16 years 16 days ago
Combinatorial algorithms for fast clock mesh optimization
We present a fast and efficient combinatorial algorithm to simultaneously identify the candidate locations as well as the sizes of the buffers driving a clock mesh. Due to the hi...
Ganesh Venkataraman, Zhuo Feng, Jiang Hu, Peng Li
120
Voted
ISPAN
2009
IEEE
15 years 10 months ago
Vector Bank Based Multimedia Codec System-on-a-Chip (SoC) Design
—In this paper, we present a design architecture of implementing a ”Vector Bank” into video encoder system, namely, an H.264 encoder, in order to detect and analyze the movin...
Ruei-Xi Chen, Wei Zhao, Jeffrey Fan, Asad Davari
127
Voted
AIMS
2009
Springer
15 years 10 months ago
Towards Cost-Aware Multipath Routing
Abstract. Traditional approaches to multipath routing ignore the economic incentives necessary in aligning both networks and users towards a common goal. While theory suggests cong...
João Taveira Araújo, Miguel Rio, Geo...
153
Voted
ICPADS
2007
IEEE
15 years 10 months ago
Parallel Minimum Spanning Tree Heuristic for the steiner problem in graphs
Given an undirected graph with weights associated with its edges, the Steiner tree problem consists of finding a minimum weight subtree spanning a given subset of (terminal) nodes...
Hoda Akbari, Zeinab Iranmanesh, Mohammad Ghodsi
IBPRIA
2007
Springer
15 years 9 months ago
Invariant Multi-scale Object Categorisation and Recognition
Object recognition requires that templates with canonical views are stored in memory. Such templates must somehow be normalised. In this paper we present a novel method for obtaini...
João Rodrigues, J. M. Hans du Buf