Sciweavers

1198 search results - page 43 / 240
» Compiling for EDGE Architectures
Sort
View
ICCD
2004
IEEE
123views Hardware» more  ICCD 2004»
14 years 5 months ago
Compiler-Based Frame Formation for Static Optimization
We selectively generate and optimize the frames constructed by the rePLay architecture statically. Since static analysis provides a global view of the interaction between the basi...
Feng Shi, Sobeeh Almukhaizim, Pey-Chang Lin, Yiorg...
IPPS
2007
IEEE
14 years 3 months ago
Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements
This paper presents a new and retargetable method to identify patterns of instructions with direct support in coarsegrained processing elements (PEs). The method uses a three-addr...
Carlos Morra, João M. P. Cardoso, Jürg...
ISHPC
2003
Springer
14 years 2 months ago
On the Implementation of OpenMP 2.0 Extensions in the Fujitsu PRIMEPOWER Compiler
Abstract. The OpenMP Architecture Review Board has released version 2.0 of the OpenMP Fortran language specification in November 2000, and version 2.0 of the OpenMP C/C++ language...
Hidetoshi Iwashita, Masanori Kaneko, Masaki Aoki, ...
FCCM
2002
IEEE
321views VLSI» more  FCCM 2002»
14 years 1 months ago
Queue Machines: Hardware Compilation in Hardware
Abstract - In this paper, we hypothesize that reconfigurable computing is not more widely used because of the logistical difficulties caused by the close coupling of applications a...
Herman Schmit, Benjamin A. Levine, Benjamin Ylvisa...
IPPS
2002
IEEE
14 years 1 months ago
A Performance Optimization Framework for Compilation of Tensor Contraction Expressions into Parallel Programs
This paper discusses a program synthesis system to facilitate the generation of high-performance parallel programs for a class of computations encountered in quantum chemistry and...
Gerald Baumgartner, David E. Bernholdt, Daniel Coc...