Sciweavers

1198 search results - page 53 / 240
» Compiling for EDGE Architectures
Sort
View
FPL
2000
Springer
143views Hardware» more  FPL 2000»
14 years 14 days ago
Memory Access Schemes for Configurable Processors
Abstract. This work discusses the Memory Architecture for Reconfigurable Computers (MARC), a scalable, device-independent memory interface that supports both irregular (via configu...
Holger Lange, Andreas Koch
TELETRAFFIC
2007
Springer
14 years 3 months ago
Hierarchical Infrastructure-Based Overlay Network for Multicast Services
Abstract. This article proposes a hierarchical architecture for an infrastructure-based overlay network delivering multicast services. Such an overlay network is an alternative to ...
Josué Kuri, Ndiata Kalonji
COMPCON
1996
IEEE
14 years 1 months ago
Architecture of a Broadband MediaProcessor
A broadband mediaprocessor is a general-purpose computer system which reaches the goal of communicating and processing at broadband rates using compiled software rather than speci...
Craig Hansen
EUROPAR
2000
Springer
14 years 14 days ago
BitValue Inference: Detecting and Exploiting Narrow Bitwidth Computations
We present a compiler algorithm called BitValue, which can discover both unused and constant bits in dusty-deck C programs. BitValue uses forward and backward dataflow analyses, ge...
Mihai Budiu, Majd Sakr, Kip Walker, Seth Copen Gol...
PLDI
2009
ACM
14 years 3 months ago
PetaBricks: a language and compiler for algorithmic choice
It is often impossible to obtain a one-size-fits-all solution for high performance algorithms when considering different choices for data distributions, parallelism, transformati...
Jason Ansel, Cy P. Chan, Yee Lok Wong, Marek Olsze...