Sciweavers

931 search results - page 151 / 187
» Compiling for vector-thread architectures
Sort
View
PDCAT
2007
Springer
15 years 8 months ago
A Distributed Virtual Machine for Parallel Graph Reduction
We present the architecture of nreduce, a distributed virtual machine which uses parallel graph reduction to run programs across a set of computers. It executes code written in a ...
Peter M. Kelly, Paul D. Coddington, Andrew L. Wend...
115
Voted
AICCSA
2006
IEEE
101views Hardware» more  AICCSA 2006»
15 years 8 months ago
Refactoring Tools and Complementary Techniques
Poorly designed software systems are difficult to understand and maintain. Modifying code in one place could lead to unwanted repercussions elsewhere due to high coupling. Adding ...
Martin Drozdz, Derrick G. Kourie, Bruce W. Watson,...
126
Voted
RTCSA
2006
IEEE
15 years 8 months ago
Portable Execution Time Analysis Method
We propose a new execution time prediction method that combines measurement-based execution time analysis and simulation-based memory access analysis. In measurement-based executi...
Keiji Yamamoto, Yutaka Ishikawa, Toshihiro Matsui
ASPDAC
2006
ACM
109views Hardware» more  ASPDAC 2006»
15 years 8 months ago
Energy savings through embedded processing on disk system
Abstract— Many of today’s data-intensive applications manipulate disk-resident data sets. As a result, their overall behavior is tightly coupled with their disk performance. Un...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, F...
APCSAC
2005
IEEE
15 years 8 months ago
Comparing Low-Level Behavior of SPEC CPU and Java Workloads
Java workloads are becoming more prominent on a wide range of computing devices. In contrast to so-called traditional workloads written in C and Fortran, Java workloads are object-...
Andy Georges, Lieven Eeckhout, Koen De Bosschere