Sciweavers

931 search results - page 54 / 187
» Compiling for vector-thread architectures
Sort
View
108
Voted
FPL
2009
Springer
172views Hardware» more  FPL 2009»
15 years 7 months ago
Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor...
Nachiket Kapre, André DeHon
SCOPES
2004
Springer
15 years 7 months ago
An Integer Linear Programming Approach to Classify the Communication in Process Networks
New embedded signal processing architectures are emerging that are composed of loosely coupled heterogeneous components like CPUs or DSPs, specialized IP cores, reconfigurable uni...
Alexandru Turjan, Bart Kienhuis, Ed F. Deprettere
OOPSLA
2010
Springer
15 years 13 days ago
Towards a tool-based development methodology for sense/compute/control applications
This poster presents a design language and a tool suite covering the development life-cycle of a Sense/Compute/Control (SCC) application. This language makes it possible to define...
Damien Cassou, Julien Bruneau, Julien Mercadal, Qu...
86
Voted
EDBT
2006
ACM
106views Database» more  EDBT 2006»
16 years 2 months ago
Natix Visual Interfaces
We present the architecture of Natix V2. Among the features of this native XML Data Store are an optimizing XPath query compiler and a powerful API. In our demonstration we explain...
Alexander Böhm 0002, Carl-Christian Kanne, Gu...
FCCM
2009
IEEE
189views VLSI» more  FCCM 2009»
15 years 9 months ago
Application Specific Customization and Scalability of Soft Multiprocessors
Although soft microprocessors are widely used in FPGAs, limited work has been performed regarding how to automatically and efficiently generate soft multiprocessors. In this paper...
Deepak Unnikrishnan, Jia Zhao, Russell Tessier