1474 search results - page 60 / 295 » Computing in Memory Architectures for Digital Image Processi... |
138
click to vote
CONEXT
2009
ACM
15 years 3 months ago
2009
ACM
In enterprise and data center networks, the scalability of the data plane becomes increasingly challenging as forwarding tables and link speeds grow. Simply building switches with...
111
Voted
ICCCN
2007
IEEE
15 years 9 months ago
2007
IEEE
—A serial sum-product architecture for low-density parity-check (LDPC) codes is presented. In the proposed architecture, a standard bit node processing unit computes the bit to c...
120
Voted
ASPLOS
1998
ACM
15 years 6 months ago
1998
ACM
Several application and technology trends indicate that it might be both pro table and feasible to move computation closer to the data that it processes. In this paper, we evaluat...
143
Voted
COMPUTING
2004
15 years 2 months ago
2004
The presented image registration method uses a regularized gradient flow to correlate the intensities in two images. Thereby, an energy functional is successively minimized by des...
75
Voted
CG
2004
Springer
15 years 2 months ago
2004
Springer
Most volume rendering systems based on CPU volume raycasting still suffer from inefficient CPU utilization and high memory usage. To target these issues we present a new technique...