Sciweavers

4401 search results - page 786 / 881
» Computing with Default Logic
Sort
View
ITS
2010
Springer
145views Multimedia» more  ITS 2010»
13 years 11 months ago
Predictors of Transfer of Experimental Design Skills in Elementary and Middle School Children
A vital goal of instruction is to enable learners to transfer acquired knowledge to appropriate future situations. For elementary school children in middle-high-SES schools, “exp...
Stephanie Siler, David Klahr, Cressida Magaro, Kev...
ICALP
2010
Springer
13 years 11 months ago
Parameterized Modal Satisfiability
We investigate the parameterized computational complexity of the satisfiability problem for modal logic and attempt to pinpoint relevant structural parameters which cause the probl...
Antonis Achilleos, Michael Lampis, Valia Mitsou
FCCM
2007
IEEE
165views VLSI» more  FCCM 2007»
13 years 10 months ago
Sparse Matrix-Vector Multiplication Design on FPGAs
Creating a high throughput sparse matrix vector multiplication (SpMxV) implementation depends on a balanced system design. In this paper, we introduce the innovative SpMxV Solver ...
Junqing Sun, Gregory D. Peterson, Olaf O. Storaasl...
DIAGRAMS
2008
Springer
13 years 10 months ago
General Euler Diagram Generation
Euler diagrams are a natural method of representing set-theoretic data and have been employed in diverse areas such as visualizing statistical data, as a basis for diagrammatic log...
Peter Rodgers, Leishi Zhang, Andrew Fish
DSRT
2008
IEEE
13 years 10 months ago
Lightweight Time Warp - A Novel Protocol for Parallel Optimistic Simulation of Large-Scale DEVS and Cell-DEVS Models
This paper proposes a novel Lightweight Time Warp (LTW) protocol for high-performance parallel optimistic simulation of large-scale DEVS and CellDEVS models. By exploiting the cha...
Qi Liu, Gabriel A. Wainer