Sciweavers

734 search results - page 133 / 147
» Configurable Transactional Memory
Sort
View
CHI
2005
ACM
14 years 8 months ago
End user programming and context responsiveness in handheld prompting systems for persons with cognitive disabilities and caregi
Providing instructions via handheld prompters holds much promise for supporting independence for persons with cognitive disabilities. Because users of these tools are paired ? car...
Stefan Carmien
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
14 years 7 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
OSDI
2008
ACM
14 years 7 months ago
SR-IOV Networking in Xen: Architecture, Design and Implementation
SR-IOV capable network devices offer the benefits of direct I/O throughput and reduced CPU utilization while greatly increasing the scalability and sharing capabilities of the devi...
Yaozu Dong, Zhao Yu, Greg Rose
FCCM
2007
IEEE
111views VLSI» more  FCCM 2007»
14 years 1 months ago
A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing
A new platform for reconfigurable computing has an object-based programming model, with architecture, silicon and tools designed to faithfully realize this model. The platform is ...
Michael Butts, Anthony Mark Jones, Paul Wasson
IPPS
2007
IEEE
14 years 1 months ago
A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration
The Xilinx Virtex family of FPGAs provides the ability to perform partial run-time reconfiguration, also known as dynamic partial reconfiguration (DPR). Taking this concept one st...
Christopher Claus, Florian Helmut Müller, Joh...