Sciweavers

2186 search results - page 46 / 438
» Considering an Organization's Memory
Sort
View
DAC
2009
ACM
14 years 12 days ago
Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...
José Baiocchi, Bruce R. Childers
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
14 years 18 hour ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani
CSCW
2008
ACM
13 years 9 months ago
EatWell: sharing nutrition-related memories in a low-income community
Low-income African American communities face a disproportionate amount of diet-related health problems in the United States. To address this issue, we developed EatWell, a system ...
Andrea Grimes, Martin Bednar, Jay David Bolter, Re...
PCI
2005
Springer
14 years 1 months ago
Tuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures
Cache misses form a major bottleneck for memory-intensive applications, due to the significant latency of main memory accesses. Loop tiling, in conjunction with other program tran...
Evangelia Athanasaki, Kornilios Kourtis, Nikos Ana...
ICPP
1999
IEEE
14 years 23 hour ago
Access Descriptor Based Locality Analysis for Distributed-Shared Memory Multiprocessors
Most of today's multiprocessors have a DistributedShared Memory (DSM) organization, which enables scalability while retaining the convenience of the shared-memory programming...
Angeles G. Navarro, Rafael Asenjo, Emilio L. Zapat...