Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
16
search results - page 4 / 4
»
Constructing Virtual Architectures on a Tiled Processor
Sort
relevance
views
votes
recent
update
View
thumb
title
179
Voted
ISCA
2012
IEEE
320
views
Hardware
»
more
ISCA 2012
»
Viper: Virtual pipelines for enhanced reliability
13 years 5 months ago
Download
web.eecs.umich.edu
The reliability of future processors is threatened by decreasing transistor robustness. Current architectures focus on delivering high performance at low cost; lifetime device rel...
Andrea Pellegrini, Joseph L. Greathouse, Valeria B...
claim paper
Read More »
« Prev
« First
page 4 / 4
Last »
Next »