Sciweavers

128 search results - page 6 / 26
» Contention-aware application mapping for Network-on-Chip com...
Sort
View
DATE
2005
IEEE
107views Hardware» more  DATE 2005»
14 years 1 months ago
Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique
Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP ...
César A. M. Marcon, Ney Laert Vilar Calazan...
TVLSI
2008
164views more  TVLSI 2008»
13 years 7 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...
JUCS
2006
98views more  JUCS 2006»
13 years 7 months ago
Modern Technologies in Client-Server Architecture for Geo-based Interactive Web Portals
: The internet is an unlimited growing and most comfortable information and communication base. In this context, web portals on the internet play an important role created for comb...
Pawel Gocek, Michael Hartmann, Heinz Schleusener
DATE
2006
IEEE
109views Hardware» more  DATE 2006»
14 years 1 months ago
A methodology for mapping multiple use-cases onto networks on chips
A communication-centric design approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for future Systems on C...
Srinivasan Murali, Martijn Coenen, Andrei Radulesc...
CODES
2002
IEEE
14 years 15 days ago
Communication speed selection for embedded systems with networked voltage-scalable processors
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh