Sciweavers

5339 search results - page 985 / 1068
» Controllable Delay-Insensitive Processes
Sort
View
MICRO
2010
IEEE
156views Hardware» more  MICRO 2010»
13 years 8 months ago
Explicit Communication and Synchronization in SARC
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
Manolis Katevenis, Vassilis Papaefstathiou, Stamat...
PUC
2010
87views more  PUC 2010»
13 years 8 months ago
Pursuing genius loci: interaction design and natural places
Human computer interaction (HCI) has little explored everyday life and enriching experiences in rural, wilderness and other predominantly ‘‘natural’’ places despite their s...
Nicola J. Bidwell, David Browning
REPLICATION
2010
13 years 8 months ago
A History of the Virtual Synchrony Replication Model
In this chapter, we discuss a widely used fault-tolerant data replication model called virtual synchrony. The model responds to two kinds of needs. First, there is the practical qu...
Ken Birman
TCOM
2010
107views more  TCOM 2010»
13 years 8 months ago
A Simple Recruitment Scheme of Multiple Nodes for Cooperative MAC
—Physical (PHY) layer cooperation in a wireless network allows neighboring nodes to share their communication resources in order to create a virtual antenna array by means of dis...
Francesco Verde, Thanasis Korakis, Elza Erkip, Ann...
VIROLOGY
2010
179views more  VIROLOGY 2010»
13 years 8 months ago
Automatic binary deobfuscation
Abstract. This paper gives an overview of our research in the automation of the process of software protection analysis. We will focus more particularly on the problem of obfuscati...
Yoann Guillot, Alexandre Gazet