Sciweavers

288 search results - page 31 / 58
» Correct Performance of Transaction Capabilities
Sort
View
SCAM
2007
IEEE
14 years 2 months ago
SUDS: An Infrastructure for Creating Bug Detection Tools
SUDS is a powerful infrastructure for creating dynamic bug detection tools. It contains phases for both static analysis and dynamic instrumentation allowing users to create tools ...
Eric Larson
WORDS
2003
IEEE
14 years 1 months ago
Timing Analysis of Optimised Code
Timing analysis is a crucial test for dependable hard real-time systems (DHRTS). The calculation of the worst-case execution time (WCET) is mandatory. As modern compilers are capa...
Raimund Kirner, Peter P. Puschner
IPPS
1998
IEEE
14 years 6 days ago
Using PI/OT to Support Complex Parallel I/O
This paper describes PI/OT, a template-based parallel I/O system. In PI/OT, I/O streams have annotations associated with them that are external to the source code. These annotatio...
Ian Parsons, Jonathan Schaeffer, Duane Szafron, Ro...
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
13 years 10 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
COLING
2008
13 years 9 months ago
Bayes Risk-based Dialogue Management for Document Retrieval System with Speech Interface
We propose an efficient dialogue management for an information navigation system based on a document knowledge base with a spoken dialogue interface. In order to perform robustly ...
Teruhisa Misu, Tatsuya Kawahara