4278 search results - page 765 / 856 » Data prefetch mechanisms |
116
click to vote
MIDDLEWARE
2007
Springer
15 years 10 months ago
2007
Springer
Unpredictability in COTS-based systems often manifests as occasional instances of uncontrollably-high response times. A particular category of COTS systems, fault-tolerant (FT) mid...
124
click to vote
CLUSTER
2006
IEEE
15 years 10 months ago
2006
IEEE
As new processor and memory architectures advance, clusters start to be built from larger SMP systems, which makes MPI intra-node communication a critical issue in high performanc...
133
click to vote
CASES
2006
ACM
15 years 10 months ago
2006
ACM
Virtual caches are employed as L1 caches of both high performance and embedded processors to meet their short latency requirements. However, they also introduce the synonym proble...
160
click to vote
CF
2006
ACM
15 years 10 months ago
2006
ACM
Packet processing systems maintain high throughput despite relatively high memory latencies by exploiting the coarse-grained parallelism available between packets. In particular, ...
115
click to vote
MOBIQUITOUS
2005
IEEE
15 years 9 months ago
2005
IEEE
In current CDMA2000 standard, a Packet Data Serving Node (PDSN) acts as an IP gateway to the Internet. Mobile Nodes (MN) connect to a PDSN using a Point-to-Point (PPP) session and...