Sciweavers

1602 search results - page 247 / 321
» Database Architectures for New Hardware
Sort
View
CIDR
2009
167views Algorithms» more  CIDR 2009»
15 years 4 months ago
Unbundling Transaction Services in the Cloud
The traditional architecture for a DBMS engine has the recovery, concurrency control and access method code tightly bound together in a storage engine for records. We propose a di...
David B. Lomet, Alan Fekete, Gerhard Weikum, Micha...
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
16 years 3 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal
AINA
2009
IEEE
15 years 10 months ago
Evaluation and Optimization of the Registrar Redundancy Handling in Reliable Server Pooling Systems
Abstract—The Reliable Server Pooling (RSerPool) architecture is the IETF’s new standard for a lightweight server redundancy and session failover framework to support availabili...
Xing Zhou, Thomas Dreibholz, Fu Fa, Wencai Du, Erw...
ADHOCNOW
2006
Springer
15 years 9 months ago
Improved Pairing Protocol for Bluetooth
Abstract. The Bluetooth wireless technology realizes a low-cost shortrange wireless voice- and data-connection through radio propagation. Bluetooth also has a security architecture...
Dave Singelée, Bart Preneel
FPGA
2009
ACM
482views FPGA» more  FPGA 2009»
15 years 8 months ago
A 17ps time-to-digital converter implemented in 65nm FPGA technology
This paper presents a new architecture for time-to-digital conversion enabling a time resolution of 17ps over a range of 50ns with a conversion rate of 20MS/s. The proposed archit...
Claudio Favi, Edoardo Charbon