Sciweavers

1602 search results - page 286 / 321
» Database Architectures for New Hardware
Sort
View
ACMMSP
2004
ACM
125views Hardware» more  ACMMSP 2004»
14 years 2 months ago
Improving trace cache hit rates using the sliding window fill mechanism and fill select table
As superscalar processors become increasingly wide, it is inevitable that the large set of instructions to be fetched every cycle will span multiple noncontiguous basic blocks. Th...
Muhammad Shaaban, Edward Mulrane
MM
2004
ACM
146views Multimedia» more  MM 2004»
14 years 2 months ago
"living-room": interactive, space-oriented augmented reality
living-room is an augmented reality (AR) installation developed to study interactive, space-oriented AR-scenarios. The installation consists of the living-room box, a room that is...
Roderick Galantay, Jan Torpus, Maia Engeli
PLDI
2004
ACM
14 years 2 months ago
A generalized algorithm for graph-coloring register allocation
Graph-coloring register allocation is an elegant and extremely popular optimization for modern machines. But as currently formulated, it does not handle two characteristics common...
Michael D. Smith, Norman Ramsey, Glenn H. Holloway
SLIP
2004
ACM
14 years 2 months ago
Optical solutions for system-level interconnect
Throughput, power consumption, signal integrity, pin count and routing complexity are all increasingly important interconnect issues that the system designer must deal with. Recen...
Ian O'Connor
ICT
2004
Springer
131views Communications» more  ICT 2004»
14 years 2 months ago
Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors
The Resilient Packet Ring IEEE 802.17 is an evolving standard for the construction of Local and Metropolitan Area Networks. The RPR protocol scales to the demands of future packet ...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...