Sciweavers

448 search results - page 52 / 90
» Debugging DHCP performance
Sort
View
IPPS
2009
IEEE
14 years 3 months ago
Using hardware transactional memory for data race detection
Abstract—Widespread emergence of multicore processors will spur development of parallel applications, exposing programmers to degrees of hardware concurrency hitherto unavailable...
Shantanu Gupta, Florin Sultan, Srihari Cadambi, Fr...
OOPSLA
2009
Springer
14 years 3 months ago
Grace: safe multithreaded programming for C/C++
The shift from single to multiple core architectures means that programmers must write concurrent, multithreaded programs in order to increase application performance. Unfortunate...
Emery D. Berger, Ting Yang, Tongping Liu, Gene Nov...
SAT
2009
Springer
82views Hardware» more  SAT 2009»
14 years 3 months ago
Generalizing Core-Guided Max-SAT
Recent work has shown the value of using unsatisfiable cores to guide maximum satisfiability algorithms (Max-SAT) running on industrial instances [5,9,10,11]. We take this concep...
Mark H. Liffiton, Karem A. Sakallah
ISSTA
2009
ACM
14 years 3 months ago
Specifying the worst case: orthogonal modeling of hardware errors
During testing, the execution of valid cases is only one part of the task. Checking the behavior in boundary situations and in the presence of errors is an equally important subje...
Jewgenij Botaschanjan, Benjamin Hummel
APCSAC
2007
IEEE
14 years 3 months ago
Open Issues in MPI Implementation
MPI (the Message Passing Interface) continues to be the dominant programming model for parallel machines of all sizes, from small Linux clusters to the largest parallel supercomput...
Rajeev Thakur, William Gropp