Sciweavers

157 search results - page 4 / 32
» Debugging formal specifications using simple counterstrategi...
Sort
View
FORTE
2009
13 years 5 months ago
Using First-Order Logic to Reason about Submodule Construction
We consider the following problem: For a system consisting of two components, the behavior of one component is known as well as the desired global behavior. What should be the beha...
Gregor von Bochmann
JLP
2006
155views more  JLP 2006»
13 years 7 months ago
A formally grounded software specification method
One of the goals of software engineering is to provide what is necessary to write relevant, legible, useful descriptions of the systems to be developed, which will be the basis of...
Christine Choppy, Gianna Reggio
LOPSTR
2001
Springer
13 years 12 months ago
Proof Theory, Transformations, and Logic Programming for Debugging Security Protocols
In this paper we define a sequent calculus to formally specify, simulate, debug and verify security protocols. In our sequents we distinguish between the current knowledge of prin...
Giorgio Delzanno, Sandro Etalle
ICSE
2009
IEEE-ACM
13 years 5 months ago
VCC: Contract-based modular verification of concurrent C
Most system level software is written in C and executed concurrently. Because such software is often critical for system reliability, it is an ideal target for formal verification...
Markus Dahlweid, Michal Moskal, Thomas Santen, Ste...
IFM
2010
Springer
205views Formal Methods» more  IFM 2010»
13 years 5 months ago
Adding Change Impact Analysis to the Formal Verification of C Programs
Handling changes to programs and specifications efficiently is a particular challenge in formal software verification. Change impact analysis is an approach to this challenge where...
Serge Autexier, Christoph Lüth