Sciweavers

886 search results - page 135 / 178
» Dependence Analysis and Architecture Design for Bit-Level Al...
Sort
View
SBACPAD
2003
IEEE
121views Hardware» more  SBACPAD 2003»
14 years 29 days ago
Optimizing Packet Capture on Symmetric Multiprocessing Machines
Traffic monitoring and analysis based on general purpose systems with high speed interfaces, such as Gigabit Ethernet and 10 Gigabit Ethernet, requires carefully designed software...
Gianluca Varenni, Mario Baldi, Loris Degioanni, Fu...
ICPPW
1999
IEEE
13 years 12 months ago
Multistage Ring Network: A New Multiple Ring Network for Large Scale Multiprocessors
We present a new multiple ring network for multiprocessors, called the Multistage Ring Network(MRN). The MRN has a 2-level hierarchy of register insertion rings, and its interconn...
Dongho Yoo, Inbum Jung, Seung Ryoul Maeng, Hyungla...
CAV
2006
Springer
105views Hardware» more  CAV 2006»
13 years 11 months ago
FAST Extended Release
Fast is a tool designed for the analysis of counter systems, i.e. automata extended with unbounded integer variables. Despite the reachability set is not recursive in general, Fast...
Sébastien Bardin, Jérôme Lerou...
IJSNET
2007
115views more  IJSNET 2007»
13 years 7 months ago
Implementation and performance evaluation of nanoMAC: a low-power MAC solution for high density wireless sensor networks
: This paper describes the implementation architecture and performance analysis of nanoMAC, a CSMA/CA based medium access control protocol, which is specifically designed for high...
Junaid Ansari, Janne Riihijärvi, Petri Mä...
STTT
2010
115views more  STTT 2010»
13 years 6 months ago
Scalable shared memory LTL model checking
Recent development in computer hardware has brought more wide-spread emergence of shared memory, multi-core systems. These architectures offer opportunities to speed up various ta...
Jiri Barnat, Lubos Brim, Petr Rockai