Sciweavers

6624 search results - page 1297 / 1325
» Design Pattern Recognition
Sort
View
ICS
2009
Tsinghua U.
14 years 5 days ago
Exploring pattern-aware routing in generalized fat tree networks
New static source routing algorithms for High Performance Computing (HPC) are presented in this work. The target parallel architectures are based on the commonly used fattree netw...
Germán Rodríguez, Ramón Beivi...
ASYNC
2000
IEEE
122views Hardware» more  ASYNC 2000»
13 years 12 months ago
DUDES: A Fault Abstraction and Collapsing Framework for Asynchronous Circuits
Fault Abstraction and Collapsing Framework for Asynchronous Circuits Philip P. Shirvani, Subhasish Mitra Center for Reliable Computing Stanford University Stanford, CA Jo C. Eberge...
Philip P. Shirvani, Subhasish Mitra, Jo C. Ebergen...
RSP
2000
IEEE
156views Control Systems» more  RSP 2000»
13 years 12 months ago
Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems
Dataflow programming has proven to be popular for representing applications in rapid prototyping tools for digital signal processing (DSP); however, existing dataflow design tools...
Bishnupriya Bhattacharya, Shuvra S. Bhattacharyya
ICPR
2010
IEEE
13 years 12 months ago
Detecting Altered Fingerprints
Abstract--The widespread deployment of Automated Fingerprint Identification Systems (AFIS) in law enforcement and border control applications has heightened the need for ensuring t...
Jianjiang Feng, Anil Jain, Arun Ross
IPPS
1998
IEEE
13 years 11 months ago
Configuration Independent Analysis for Characterizing Shared-Memory Applications
Characterizing shared-memory applications provides insight to design efficient systems, and provides awareness to identify and correct application performance bottlenecks. Configu...
Gheith A. Abandah, Edward S. Davidson
« Prev « First page 1297 / 1325 Last » Next »