Sciweavers

605 search results - page 23 / 121
» Design Principles for Combiners with Memory
Sort
View
TON
2008
124views more  TON 2008»
13 years 8 months ago
Designing packet buffers for router linecards
-- Internet routers and Ethernet switches contain packet buffers to hold packets during times of congestion. Packet buffers are at the heart of every packet switch and router, whic...
Sundar Iyer, Ramana Rao Kompella, Nick McKeown
EUROMICRO
1997
IEEE
14 years 26 days ago
What's ahead in computer design?
CMOS technology should, over the next few years, reach lithography of under 0.1¡ . This provides a die area improvement of a factor of 10 over today’s technology. What is the b...
Michael J. Flynn
OSDI
2002
ACM
14 years 9 months ago
Memory Resource Management in VMware ESX Server
VMware ESX Server is a thin software layer designed to multiplex hardware resources efficiently among virtual machines running unmodified commodity operating systems. This paper i...
Carl A. Waldspurger
CORR
2006
Springer
111views Education» more  CORR 2006»
13 years 8 months ago
An associative memory for the on-line recognition and prediction of temporal sequences
This paper presents the design of an associative memory with feedback that is capable of on-line temporal sequence learning. A framework for on-line sequence learning has been prop...
Joy Bose, Stephen B. Furber, Jonathan L. Shapiro
ICASSP
2009
IEEE
14 years 3 months ago
LSH banding for large-scale retrieval with memory and recall constraints
Locality Sensitive Hashing (LSH) is widely used for efficient retrieval of candidate matches in very large audio, video, and image systems. However, extremely large reference dat...
Michele Covell, Shumeet Baluja