Sciweavers

665 search results - page 36 / 133
» Design and Analysis of a Dynamically Reconfigurable Network ...
Sort
View
ANCS
2005
ACM
15 years 9 months ago
Framework for supporting multi-service edge packet processing on network processors
Network edge packet-processing systems, as are commonly implemented on network processor platforms, are increasingly required to support a rich set of services. These multi-servic...
Arun Raghunath, Aaron R. Kunze, Erik J. Johnson, V...
124
Voted
INFOCOM
2007
IEEE
15 years 10 months ago
On the Extreme Parallelism Inside Next-Generation Network Processors
Next-generation high-end Network Processors (NP) must address demands from both diversified applications and ever-increasing traffic pressure. One major challenge is to design an e...
Lei Shi, Yue Zhang 0006, Jianming Yu, Bo Xu, Bin L...
122
Voted
DSOM
2007
Springer
15 years 7 months ago
Bottleneck Detection Using Statistical Intervention Analysis
Abstract. The complexity of today's large-scale enterprise applications demands system administrators to monitor enormous amounts of metrics, and reconfigure their hardware as...
Simon Malkowski, Markus Hedwig, Jason Parekh, Calt...
137
Voted
CF
2009
ACM
15 years 10 months ago
Core monitors: monitoring performance in multicore processors
As we reach the limits of single-core computing, we are promised more and more cores in our systems. Modern architectures include many performance counters per core, but few or no...
Paul E. West, Yuval Peress, Gary S. Tyson, Sally A...
143
Voted
OOPSLA
2009
Springer
15 years 10 months ago
A concurrent dynamic analysis framework for multicore hardware
Software has spent the bounty of Moore’s law by solving harder problems and exploiting abstractions, such as highlevel languages, virtual machine technology, binary rewritdynami...
Jungwoo Ha, Matthew Arnold, Stephen M. Blackburn, ...