Sciweavers

1224 search results - page 160 / 245
» Design and Implementation of a Practical Parallel Delaunay A...
Sort
View
133
Voted
HPCC
2007
Springer
15 years 10 months ago
A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Abstract. Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efï¬...
Yong Li, Zhiying Wang, Jian Ruan, Kui Dai
VLDB
2007
ACM
121views Database» more  VLDB 2007»
15 years 10 months ago
CellSort: High Performance Sorting on the Cell Processor
In this paper we describe the design and implementation of CellSort − a high performance distributed sort algorithm for the Cell processor. We design CellSort as a distributed b...
Bugra Gedik, Rajesh Bordawekar, Philip S. Yu
163
Voted
ISORC
1999
IEEE
15 years 8 months ago
Prediction of Fault-proneness at Early Phase in Object-Oriented Development
To analyze the complexity of object-oriented software, several metrics have been proposed. Among them, Chidamber and Kemerer's metrics are well-known ones as object-oriented ...
Toshihiro Kamiya, Shinji Kusumoto, Katsuro Inoue
FPL
2006
Springer
96views Hardware» more  FPL 2006»
15 years 7 months ago
High Speed Document Clustering in Reconfigurable Hardware
High-performance document clustering systems enable similar documents to automatically self-organize into groups. In the past, the large amount of computational time needed to clu...
G. Adam Covington, Charles L. G. Comstock, Andrew ...
FCCM
2007
IEEE
117views VLSI» more  FCCM 2007»
15 years 10 months ago
FPGA Acceleration of Gene Rearrangement Analysis
In this paper we present our work toward FPGA acceleration of phylogenetic reconstruction, a type of analysis that is commonly performed in the fields of systematic biology and co...
Jason D. Bakos