Sciweavers

164 search results - page 5 / 33
» Design and Implementation of the Memory Scheduler for the PC...
Sort
View
PCRCW
1997
Springer
14 years 28 days ago
ChaosLAN: Design and Implementation of a Gigabit LAN Using Chaotic Routing
In recent years, theChaos Project at theUniversityofWashingtonhas analyzed and simulated a dozen routing algorithms. Three new routing algorithms have been invented; of these, the...
Neil R. McKenzie, Kevin Bolding, Carl Ebeling, Law...
TVLSI
2008
157views more  TVLSI 2008»
13 years 8 months ago
Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory
This paper proposes a high-performance scalable quality-of-service (QoS)-aware memory controller for the packet memory where packet data are stored in network routers. A major chal...
Hyuk-Jun Lee, Eui-Young Chung
ICASSP
2011
IEEE
13 years 15 days ago
Design and implementation of cubic spline interpolation for spike sorting microsystems
Abstract—Accurate spike sorting is important for neuroscientific and neuroprosthetic applications. The sorting of spikes depends on the features extracted from the neural wavefo...
Tung-Chien Chen, Yun-Yu Chen, Tsung-Chuan Ma, Lian...
MOBICOM
2003
ACM
14 years 2 months ago
DIRAC: a software-based wireless router system
Routers are expected to play an important role in the IPbased wireless data network. Although a substantial number of techniques have been proposed to improve wireless network per...
Petros Zerfos, Gary Zhong, Jerry Cheng, Haiyun Luo...
SIGCOMM
2003
ACM
14 years 2 months ago
Scaling internet routers using optics
Routers built around a single-stage crossbar and a centralized scheduler do not scale, and (in practice) do not provide the throughput guarantees that network operators need to ma...
Isaac Keslassy, Shang-Tse Chuang, Kyoungsik Yu, Da...