Sciweavers

189 search results - page 11 / 38
» Design and implementation of WIRE Diameter
Sort
View
ISCAS
2003
IEEE
114views Hardware» more  ISCAS 2003»
14 years 3 months ago
On the hardware implementations of the SHA-2 (256, 384, 512) hash functions
Couple to the communications wired and unwired networks growth, is the increasing demand for strong secure data transmission. New cryptographic standards are developed, and new en...
Nicolas Sklavos, Odysseas G. Koufopavlou
IPPS
1996
IEEE
14 years 2 months ago
Implementing the Data Diffusion Machine Using Crossbar Routers
The Data Diffusion Machine is a scalable virtual shared memory architecture. A hierarchical network is used to ensure that all data can be located in a time bounded by O(logp), wh...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...
ITCC
2005
IEEE
14 years 3 months ago
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs
The interconnection network plays an important role in the performance and energy consumption of a Networkon-Chip (NoC) system. In this paper, we propose a RDT(2,2,1)/α-based int...
Yang Yu, Mei Yang, Yulu Yang, Yingtao Jiang
ASYNC
2002
IEEE
114views Hardware» more  ASYNC 2002»
14 years 2 months ago
Checking Delay-Insensitivity: 104 Gates and Beyond
Wire and gate delays are accounted to have equal, or nearly equal, effect on circuit behavior in modern design techniques. This paper introduces a new approach to verify circuits ...
Alex Kondratyev, Oriol Roig, Lawrence Neukom, Karl...
WICSA
2008
13 years 11 months ago
uDesign: End-User Design Applied to Monitoring and Control Applications for Smart Spaces
This paper introduces an architectural style for enabling end-users to quickly design and deploy software systems in domains characterized by highly personalized and dynamic requi...
João Pedro Sousa, Bradley R. Schmerl, Vahe ...