Sciweavers

1799 search results - page 264 / 360
» Design considerations for MRAM
Sort
View
ARVLSI
2001
IEEE
289views VLSI» more  ARVLSI 2001»
15 years 8 months ago
A High-Performance 64-bit Adder Implemented in Output Prediction Logic
Output Prediction Logic (OPL) is a technique that can be applied to conventional CMOS logic families to obtain considerable speedups. When applied to static CMOS, OPL retains the ...
Sheng Sun, Larry McMurchie, Carl Sechen
ASPDAC
2001
ACM
75views Hardware» more  ASPDAC 2001»
15 years 8 months ago
Integrated power supply planning and floorplanning
One of the most challenging issues in today's high-performance VLSI design is to ensure high-quality power supply to each individual circuit blocks. Reduced power supply volt...
I-Min Liu, Hung-Ming Chen, Tan-Li Chou, Adnan Aziz...
EDBT
2000
ACM
15 years 8 months ago
Slim-Trees: High Performance Metric Trees Minimizing Overlap Between Nodes
In this paper we present the Slim-tree, a dynamic tree for organizing metric datasets in pages of fixed size. The Slim-tree uses the "fat-factor" which provides a simple ...
Caetano Traina Jr., Agma J. M. Traina, Bernhard Se...
PKC
2000
Springer
84views Cryptology» more  PKC 2000»
15 years 8 months ago
Forward Secrecy and Its Application to Future Mobile Communications Security
Abstract. Perfect forward secrecy, one of the possible security features provided by key establishment protocols, concerns dependency of a session key upon long-term secret keys (s...
DongGook Park, Colin Boyd, Sang-Jae Moon
SAS
2000
Springer
15 years 8 months ago
Polymorphic versus Monomorphic Flow-Insensitive Points-to Analysis for C
Abstract We carry out an experimental analysis for two of the design dimensions of flow-insensitive points-to analysis for C: polymorphic versus monomorphic and equality-based vers...
Jeffrey S. Foster, Manuel Fähndrich, Alexande...