1993 search results - page 152 / 399 » Designing and Building Parallel Program |
EUROPAR
2009
Springer
14 years 2 months ago
2009
Springer
Moore’s Law suggests that the number of processing cores on a single chip increases exponentially. The future performance increases will be mainly extracted from thread-level par...
PDCN
2007
13 years 9 months ago
2007
This paper describes the design and evaluation of an auto-memoization processor. The major point of this proposal is to detect the multilevel functions and loops with no additiona...
ASPLOS
2000
ACM
14 years 14 days ago
2000
ACM
We systematically evaluate the performance of five implementations of a single, user-level communication interface. Each implementation makes different architectural assumptions ...
WSC
2007
13 years 10 months ago
2007
Over the 50 year history of discrete event simulation the growth in applications has been facilitated by some key advances in modeling that have simplified the process of building...
IPPS
1998
IEEE
14 years 11 days ago
1998
IEEE
We have built an eight node SMP cluster called COMPaS (Cluster Of Multi-Processor Systems), each node of which is a quadprocessor Pentium Pro PC. We have designed and implemented a...