Sciweavers

1993 search results - page 186 / 399
» Designing and Building Parallel Program
Sort
View
APPT
2007
Springer
14 years 3 months ago
Domain Level Page Sharing in Xen Virtual Machine Systems
The memory size limits the scalability of virtual machine systems. There have been some researches about sharing identical pages among guest systems to reduce memory usage. However...
Myeongjae Jeon, Euiseong Seo, Junghyun Kim, Joonwo...
JPDC
2007
167views more  JPDC 2007»
13 years 9 months ago
On the design of high-performance algorithms for aligning multiple protein sequences on mesh-based multiprocessor architectures
In this paper, we address the problem of multiple sequence alignment (MSA) for handling very large number of proteins sequences on mesh-based multiprocessor architectures. As the ...
Diana H. P. Low, Bharadwaj Veeravalli, David A. Ba...
FLAIRS
2006
13 years 10 months ago
The ASSISTment Builder: Towards an Analysis of Cost Effectiveness of ITS Creation
Intelligent Tutoring Systems, while effective at producing student learning [2,7], are notoriously costly to construct [1,9], and require PhD level experience in cognitive science...
Neil T. Heffernan, Terrence E. Turner, Abraao L. N...
PPOPP
2010
ACM
14 years 6 months ago
Lazy binary-splitting: a run-time adaptive work-stealing scheduler
We present Lazy Binary Splitting (LBS), a user-level scheduler of nested parallelism for shared-memory multiprocessors that builds on existing Eager Binary Splitting work-stealing...
Alexandros Tzannes, George C. Caragea, Rajeev Baru...
FCCM
2011
IEEE
220views VLSI» more  FCCM 2011»
13 years 1 months ago
Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
— This paper describes an architecture and FPGA synthesis toolchain for building specialized, energy-saving coprocessors called Irregular Code Energy Reducers (ICERs) for a wide ...
Manish Arora, Jack Sampson, Nathan Goulding-Hotta,...