Sciweavers

2945 search results - page 499 / 589
» Designing and Implementing Malicious Hardware
Sort
View
SIGGRAPH
1992
ACM
15 years 10 months ago
Interactive inspection of solids: cross-sections and interferences
To reduce the cost of correcting design errors, assemblies of mechanical parts are modeled using CAD systems and verified electronically before the designs are sent to manufacturi...
Jarek Rossignac, Abe Megahed, Bengt-Olaf Schneider
DAC
2010
ACM
15 years 10 months ago
LUT-based FPGA technology mapping for reliability
As device size shrinks to the nanometer range, FPGAs are increasingly prone to manufacturing defects. We anticipate that the ability to tolerate multiple defects will be very impo...
Jason Cong, Kirill Minkovich
SIGUCCS
2000
ACM
15 years 9 months ago
From VTs to iMacs: Moving Public Computing Access into the 21st Century
In a Collegiate setting, technology must be functional, effective, and highly visible. In the fall of 1999 the CIS department at Bowdoin College saw the need for a greater number ...
Robert Denton, Patrick Jensen
ASPLOS
2009
ACM
16 years 6 months ago
Dynamic prediction of collection yield for managed runtimes
The growth in complexity of modern systems makes it increasingly difficult to extract high-performance. The software stacks for such systems typically consist of multiple layers a...
Michal Wegiel, Chandra Krintz
ICCAD
2004
IEEE
114views Hardware» more  ICCAD 2004»
16 years 2 months ago
High-level synthesis using computation-unit integrated memories
Abstract— High-level synthesis (HLS) of memory-intensive applications has featured several innovations in terms of enhancements made to the basic memory organization and data lay...
Chao Huang, Srivaths Ravi, Anand Raghunathan, Nira...