Sciweavers

2945 search results - page 513 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ASPDAC
2006
ACM
143views Hardware» more  ASPDAC 2006»
15 years 10 months ago
CDCTree: novel obstacle-avoiding routing tree construction based on current driven circuit model
Abstract— Routing tree construction is a fundamental problem in modern VLSI design. In this paper we propose CDCTree, an Obstacle-Avoiding Rectilinear Steiner Minimum Tree (OARSM...
Yiyu Shi, Tong Jing, Lei He, Zhe Feng 0002, Xianlo...
ISLPED
2006
ACM
73views Hardware» more  ISLPED 2006»
15 years 10 months ago
Substituting associative load queue with simple hash tables in out-of-order microprocessors
Buffering more in-flight instructions in an out-of-order microprocessor is a straightforward and effective method to help tolerate the long latencies generally associated with ...
Alok Garg, Fernando Castro, Michael C. Huang, Dani...
EUROMICRO
2005
IEEE
15 years 10 months ago
Naked Objects versus Traditional Mobile Platform Development: A Comparative Case Study
It has been suggested that use of the Naked Objects pattern could contribute to business agility of applications and reduce the amount of the application code up to 75 percent in ...
Heikki Keränen, Pekka Abrahamsson
132
Voted
ACMACE
2005
ACM
15 years 10 months ago
MonkeyBridge: autonomous agents in augmented reality games
MonkeyBridge is a collaborative Augmented Reality (AR) game employing autonomous animated agents embodied by lifelike, animated virtual characters and “smart” physical objects...
István Barakonyi, Markus Weilguny, Thomas P...
ASPDAC
2005
ACM
98views Hardware» more  ASPDAC 2005»
15 years 10 months ago
Bitwidth-aware scheduling and binding in high-level synthesis
- Many high-level description languages, such as C/C++ or Java, lack the capability to specify the bitwidth information for variables and operations. Synthesis from these specifica...
Jason Cong, Yiping Fan, Guoling Han, Yizhou Lin, J...