7847 search results - page 1369 / 1570 » Designing intimate experiences |
130
click to vote
ASPDAC
2005
ACM
15 years 6 months ago
2005
ACM
—Dynamic programmable logic arrays (PLAs) which are built of the NOR–NOR structure, have been very popular in high performance design because of their high-speed and predictabl...
159
click to vote
CASES
2005
ACM
15 years 6 months ago
2005
ACM
Customisable embedded processors are becoming available on the market, thus making it possible for designers to speed up execution of applications by using Application-specific F...
134
Voted
DAC
2005
ACM
15 years 6 months ago
2005
ACM
This paper presents a novel placement algorithm for timing optimization based on a new and powerful concept, which we term differential timing analysis. Recognizing that accurate ...
151
Voted
EUROSYS
2007
ACM
15 years 6 months ago
2007
ACM
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
141
Voted
GLVLSI
2007
IEEE
15 years 6 months ago
2007
IEEE
We present a vector selection methodology for estimating the peak power dissipation in a CMOS logic circuit. The ultimate goal is to combine the speed of RT-level simulation with ...