Sciweavers

1226 search results - page 26 / 246
» Designing systems-on-chip using cores
Sort
View
ICN
2001
Springer
14 years 5 days ago
An Evaluation of Shared Multicast Trees with Multiple Active Cores
Abstract. Core-based multicast trees use less router state, but have significant drawbacks when compared to shortest-path trees, namely higher delay and poor fault tolerance. We e...
Daniel Zappala, Aaron Fabbri
DFT
2006
IEEE
74views VLSI» more  DFT 2006»
14 years 1 months ago
Recovery Mechanisms for Dual Core Architectures
Dual core architectures are commonly used to establish fault tolerance on the node level. Since comparison is usually performed for the outputs only, no precise diagnostic informa...
Christian El Salloum, Andreas Steininger, Peter Tu...
IEEEPACT
2005
IEEE
14 years 1 months ago
Maximizing CMP Throughput with Mediocre Cores
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
John D. Davis, James Laudon, Kunle Olukotun
ASPDAC
2001
ACM
83views Hardware» more  ASPDAC 2001»
13 years 11 months ago
Trace-driven system-level power evaluation of system-on-a-chip peripheral cores
Our earlier work for fast evaluation of power consumption of general cores in a system-on-a-chip described techniques that involved isolating high-level instructions of a core, me...
Tony Givargis, Frank Vahid, Jörg Henkel
CCGRID
2006
IEEE
14 years 1 months ago
A Core Grid Ontology for the Semantic Grid
In this paper, we propose a Core Grid Ontology (CGO) that defines fundamental Grid-specific concepts, and the relationships between them. One of the key goals is to make this Co...
Wei Xing, Marios D. Dikaiakos, Rizos Sakellariou