Sciweavers

475 search results - page 75 / 95
» Designs in Product Association Schemes
Sort
View
WORDS
2005
IEEE
15 years 11 months ago
A Framework for Preparing Experimental Evaluation of Rerouting Mechanisms
Since the deployment of real-time sensitive applications in the Internet, the research community has been struggling to leverage the IP best-effort networks for providing QoS assu...
Reinaldo de Barros Correia, Luiz F. Rust da Costa ...
DAC
2012
ACM
13 years 8 months ago
Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vij...
SIGGRAPH
1996
ACM
15 years 10 months ago
Automatic Reconstruction of B-Spline Surfaces of Arbitrary Topological Type
Creating freeform surfaces is a challenging task even with advanced geometric modeling systems. Laser range scanners offer a promising alternative for model acquisition--the 3D sc...
Matthias Eck, Hugues Hoppe
PIMRC
2008
IEEE
16 years 6 days ago
Constrained opportunistic power control in wireless networks
— In the opportunistic power control algorithm (OPC), designed in [1], [2], each user tries to keep the product of its transmit power and its experienced effective interference t...
Mehdi Rasti, Ahmad R. Sharafat
LCTRTS
2007
Springer
15 years 12 months ago
Integrated CPU and l2 cache voltage scaling using machine learning
Embedded systems serve an emerging and diverse set of applications. As a result, more computational and storage capabilities are added to accommodate ever more demanding applicati...
Nevine AbouGhazaleh, Alexandre Ferreira, Cosmin Ru...