Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Detecting tangled logic structures in VLSI netlists
Sort
relevance
views
votes
recent
update
View
thumb
title
24
click to vote
DFT
2007
IEEE
135
views
VLSI
»
more
DFT 2007
»
Fault Secure Encoder and Decoder for Memory Applications
14 years 3 months ago
Download
ic.ese.upenn.edu
We introduce a reliable memory system that can tolerate multiple transient errors in the memory words as well as transient errors in the encoder and decoder (corrector) circuitry....
Helia Naeimi, André DeHon
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »