Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
Digital Circuit Design for Minimum Transient Energy and a Li...
Sort
relevance
views
votes
recent
update
View
thumb
title
140
Voted
TCAD
2008
172
views
more
TCAD 2008
»
General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing
15 years 3 months ago
Download
www.cs.ucla.edu
Power consumption has emerged as the premier and most constraining aspect in modern microprocessor and application-specific designs. Gate sizing has been shown to be one of the mos...
Foad Dabiri, Ani Nahapetian, Tammara Massey, Miodr...
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »