6677 search results - page 1211 / 1336 » Distributed Simulation of MAS |
147
click to vote
EUROPAR
1999
Springer
15 years 8 months ago
1999
Springer
Processor cycle time continues to decrease faster than main memory access times, placing higher demands on cache memory hierarchy performance. To meet these demands, conventional ...
125
click to vote
ICS
1999
Tsinghua U.
15 years 8 months ago
1999
Tsinghua U.
Current high-end parallel systems achieve low-latency, highbandwidth network communication through the use of aggressive design techniques and expensive mechanical and electrical ...
159
click to vote
ISHPC
1999
Springer
15 years 8 months ago
1999
Springer
On-chip multiprocessor can be an alternative to the wide-issue superscalar processor approach which is currently the mainstream to exploit the increasing number of transistors on ...
180
click to vote
HPCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Good network hardware performance is often squandered by overheads for accessing the network interface (NI) within a host. NIs that support user-level messaging avoid frequent ope...
187
click to vote
ICDCS
1998
IEEE
15 years 8 months ago
1998
IEEE
Ad-hoc networks consist of a set of mobile hosts that communicate using wireless links, without the use of other communication support facilities (such as base stations). The topo...