Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
Dynamic Decimal Adder Circuit Design by using the Carry Look...
Sort
relevance
views
votes
recent
update
View
thumb
title
22
click to vote
ASPDAC
2008
ACM
154
views
Hardware
»
more
ASPDAC 2008
»
Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching
13 years 9 months ago
Download
cobweb.ecn.purdue.edu
Meeting power and performance requirement is a challenging task in high speed ALUs. Supply voltage scaling is promising because it reduces both switching and active power but it al...
Swaroop Ghosh, Kaushik Roy
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »