Sciweavers

234 search results - page 33 / 47
» Dynamically Reconfigurable Vision-Chip Architecture
Sort
View
MIDDLEWARE
2004
Springer
14 years 4 months ago
On adaptable middleware product lines
Middleware helps to manage the complexity and heterogeneity inherent in distributed systems. Traditional middleware has a monolithic architecture, which makes it difficult to adap...
Wasif Gilani, Nabeel Hasan Naqvi, Olaf Spinczyk
BROADNETS
2006
IEEE
14 years 2 months ago
SMART: An Optical Infrastructure for Future Internet
A new scalable optical network infrastructure SMART is proposed based on light-trails and hypernetwork architecture. The underlying physical network of SMART is a reconfigurable WD...
Si-Qing Zheng, Ashwin Gumaste
TVLSI
2008
164views more  TVLSI 2008»
13 years 10 months ago
Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
The on-chip communication architecture is a major determinant of overall performance in complex System-on-Chip (SoC) designs. Since the communication requirements of SoC components...
Krishna Sekar, Kanishka Lahiri, Anand Raghunathan,...
VLSID
2005
IEEE
128views VLSI» more  VLSID 2005»
14 years 11 months ago
On-Line Synthesis for Partially Reconfigurable FPGAs
An important application of dynamically and partially reconfigurable computing platforms is in dynamic task allocation and execution. On-line synthesis, on-line placement and on-l...
Renqiu Huang, Ranga Vemuri
EUC
2006
Springer
14 years 2 months ago
Custom Instruction Generation Using Temporal Partitioning Techniques for a Reconfigurable Functional Unit
Extracting appropriate custom instructions is an important phase for implementing an application on an extensible processor with a reconfigurable functional unit (RFU). Custom inst...
Farhad Mehdipour, Hamid Noori, Morteza Saheb Zaman...