Sciweavers

696 search results - page 77 / 140
» E*plore-ing the Simulation Design Space
Sort
View
CODES
2008
IEEE
15 years 7 months ago
A performance-oriented hardware/software partitioning for datapath applications
This article proposes a hardware/software partitioning method targeted to performance-constrained systems for datapath applications. Exploiting a platform based design, a Timed Pe...
Laura Frigerio, Fabio Salice
ICCAD
2003
IEEE
114views Hardware» more  ICCAD 2003»
16 years 2 months ago
A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning
As the size and complexity of VLSI circuits increase, the need for faster floorplanning algorithms also grows. In this work we introduce Traffic, a new method for creating wire- a...
Peter G. Sassone, Sung Kyu Lim
IROS
2006
IEEE
183views Robotics» more  IROS 2006»
16 years 20 hour ago
An Embedded Optical Flow Processor for Visual Navigation using Optical Correlator Technology
– The conceptual design of an embedded high performance opto-electronic optical flow processor is presented, which is designed for navigation applications in the field of robotic...
Valerij Tchernykh, Martin Beck, Klaus Janschek
PATMOS
2005
Springer
15 years 11 months ago
Closed-Form Bounds for Interconnect-Aware Minimum-Delay Gate Sizing
Early circuit performance estimation and easy-to-apply methods for minimum-delay gate sizing are needed, in order to enhance circuit’s performance and to increase designers’ pr...
Giorgos Dimitrakopoulos, Dimitris Nikolos
IFIP
2001
Springer
15 years 10 months ago
An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms
: One of the most important problems in SOC platforms design is that of defining strategies for tuning the parameters of a parameterized system so as to obtain the Pareto-optimal s...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi