Sciweavers

333 search results - page 13 / 67
» EXACT: algorithm and hardware architecture for an improved A...
Sort
View
IEEEPACT
2002
IEEE
14 years 1 months ago
Using the Compiler to Improve Cache Replacement Decisions
Memory performance is increasingly determining microprocessor performance and technology trends are exacerbating this problem. Most architectures use set-associative caches with L...
Zhenlin Wang, Kathryn S. McKinley, Arnold L. Rosen...
IPPS
2007
IEEE
14 years 2 months ago
Reconfigurable Architecture for Biological Sequence Comparison in Reduced Memory Space
DNA sequence alignment is a very important problem in bioinformatics. The algorithm proposed by Smith-Waterman (SW) is an exact method that obtains optimal local alignments in qua...
Azzedine Boukerche, Jan Mendonca Correa, Alba Cris...
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
14 years 2 months ago
Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
The discrete wavelet Transform (DWT), as defined by the Image Compression Standard JPEG-2000, is one of the most time-consuming computations which cannot be efficiently executed o...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
SIGMETRICS
2008
ACM
150views Hardware» more  SIGMETRICS 2008»
13 years 8 months ago
Performance of random medium access control, an asymptotic approach
Random Medium-Access-Control (MAC) algorithms have played an increasingly important role in the development of wired and wireless Local Area Networks (LANs) and yet the performanc...
Charles Bordenave, David McDonald, Alexandre Prout...
ICC
2007
IEEE
14 years 2 months ago
Voice Transmission Enhancing Model on Wireless Mesh Networks
Abstract— This paper initially shows ROHC and packet aggregation significantly improve the number of successful voice calls. However, the improvement does not include processor...
Sangkil Jung, Sangjin Hong, Kyungtae Kim, Junghoon...