Sciweavers

245 search results - page 2 / 49
» Effect of node size on the performance of cache-conscious B ...
Sort
View
LCN
2006
IEEE
14 years 1 months ago
Merit of PHY-MAC Cross-Layer Carrier Sensing: A MAC-Address-based Physical Carrier Sensing Scheme for Solving Hidden-Node and Ex
This paper examines how various carrier-sensing schemes affect the exposed-node (EN) and hidden-node (HN) phenomena. In the process, we identify a new carrier-sensing mechanism fo...
An Chan, Soung Chang Liew
GLVLSI
2007
IEEE
172views VLSI» more  GLVLSI 2007»
14 years 1 months ago
The effect of temperature on cache size tuning for low energy embedded systems
Energy consumption is a major concern in embedded computing systems. Several studies have shown that cache memories account for about 40% or more of the total energy consumed in t...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...
ISCAS
2008
IEEE
104views Hardware» more  ISCAS 2008»
14 years 1 months ago
Reducing the effects of component mismatch by using relative size information
—This paper shows how the relative size of components can be used to increase matching performance – saving orders of magnitude in component area. The relative size information...
B. Robert Gregoire, Un-Ku Moon
CSREAESA
2007
13 years 9 months ago
The Effect of Nanometer-Scale Technologies on the Cache Size Selection for Low Energy Embedded Systems
- Several studies have shown that cache memories account for more than 40% of the total energy consumed in processor-based embedded systems. In microscale technology nodes, active ...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...
DAC
2009
ACM
14 years 8 months ago
Improving STT MRAM storage density through smaller-than-worst-case transistor sizing
This paper presents a technique to improve the storage density of spin-torque transfer (STT) magnetoresistive random access memory (MRAM) in the presence of significant magnetic t...
Wei Xu, Yiran Chen, Xiaobin Wang, Tong Zhang