4924 search results - page 150 / 985 » Efficiency Improvement for NTRU |
MICRO
1997
IEEE
14 years 15 days ago
1997
IEEE
Most modern microprocessors employ one or two levels of on-chip caches in order to improve performance. These caches are typically implemented with static RAM cells and often occu...
AINA
2006
IEEE
14 years 1 days ago
2006
IEEE
Using beam forming antennas in ad hoc networks have been recently focused on, in order to improve the space reuse. This news context implies to revisit network algorithms because t...
GECCO
2006
Springer
13 years 12 months ago
2006
Springer
Given the prominence of elite archiving in contemporary multiobjective optimisation research and the limitations inherent in bounded population sizes, it is unusual that the vast ...
CRYPTO
2000
Springer
13 years 12 months ago
2000
Springer
The best known constructions for arrays with low bias are those from [1] and the exponential sum method based on the WeilCarlitz-Uchiyama bound. They all yield essentially the same...
FPGA
2010
ACM
13 years 11 months ago
2010
ACM
Multi-ported memories are challenging to implement with FPGAs since the provided block RAMs typically have only two ports. We present a thorough exploration of the design space of...