Sciweavers

283 search results - page 26 / 57
» Efficient FPGA hardware development: A multi-language approa...
Sort
View
ASAP
2008
IEEE
145views Hardware» more  ASAP 2008»
14 years 2 months ago
An MPSoC architecture for the Multiple Target Tracking application in driver assistant system
This article discusses the design of an application specific MPSoC architecture dedicated to Multiple Target Tracking (MTT). This application has its utility in driver assistant s...
Jehangir Khan, Smaïl Niar, Atika Rivenq, Yass...
FCCM
2007
IEEE
107views VLSI» more  FCCM 2007»
14 years 2 months ago
Optimizing Logarithmic Arithmetic on FPGAs
This paper proposes optimizations of the methods and parameters used in both mathematical approximation and hardware design for logarithmic number system (LNS) arithmetic. First, ...
Haohuan Fu, Oskar Mencer, Wayne Luk
ANCS
2008
ACM
13 years 9 months ago
Low power architecture for high speed packet classification
Today's routers need to perform packet classification at wire speed in order to provide critical services such as traffic billing, priority routing and blocking unwanted Inte...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
GECCO
2008
Springer
257views Optimization» more  GECCO 2008»
13 years 8 months ago
Rapid evaluation and evolution of neural models using graphics card hardware
This paper compares three common evolutionary algorithms and our modified GA, a Distributed Adaptive Genetic Algorithm (DAGA). The optimal approach is sought to adapt, in near rea...
Thomas F. Clayton, Leena N. Patel, Gareth Leng, Al...
ICES
2001
Springer
79views Hardware» more  ICES 2001»
14 years 4 days ago
Initial Experiments of Reconfigurable Sensor Adapted by Evolution
Missions to planets with unknown environmental condition, have recently been approached with new ideas, such as use of biology-inspired mechanisms for hardware sensor adaptation. I...
Didier Keymeulen, Ricardo Salem Zebulum, Adrian St...