Sciweavers

391 search results - page 13 / 79
» Efficient Self-Reconfigurable Implementations Using On-chip ...
Sort
View
FCCM
2007
IEEE
108views VLSI» more  FCCM 2007»
14 years 2 months ago
Configurable Transactional Memory
Programming efficiency of heterogeneous concurrent systems is limited by the use of lock-based synchronization mechanisms. Transactional memories can greatly improve the programmi...
Christoforos Kachris, Chidamber Kulkarni
ICASSP
2011
IEEE
12 years 11 months ago
Efficient context adaptive entropy coding for real-time applications
Context based entropy coding has the potential to provide higher gain over memoryless entropy coding. However serious difficulties arise regarding the practical implementation in...
Guillaume Fuchs, Vignesh Subbaraman, Markus Multru...
AHS
2006
IEEE
100views Hardware» more  AHS 2006»
14 years 1 months ago
Wormhole Routing with Virtual Channels using Adaptive Rate Control for Network-on-Chip (NoC)
This paper presents a new approach in realizing Virtual Channels tailored for Network on Chip implementations. The technique makes use of a flow control mechanism based on adaptiv...
Ioannis Nousias, Tughrul Arslan
AAAI
2011
12 years 7 months ago
A Functional Analysis of Historical Memory Retrieval Bias in the Word Sense Disambiguation Task
Effective access to knowledge within large declarative memory stores is one challenge in the development and understanding of long-living, generally intelligent agents. We focus o...
Nate Derbinsky, John E. Laird
IPPS
1996
IEEE
13 years 11 months ago
A Virtual Memory Model for Parallel Supercomputers
A model for virtual memory in a distributed memory parallel computer is proposed. It uses a novel parallel computing operating system framework and leads to the definition of two ...
Veronica L. M. Reis, Isaac D. Scherson